











TLV9061, TLV9062, TLV9064

SBOS839C - MARCH 2017 - REVISED MARCH 2018

TLV906x 10-MHz, RRIO, CMOS Operational Amplifiers for Cost-Sensitive Systems

Features

Rail-to-Rail Input and Output

Low Input Offset Voltage: ±0.3 mV

Unity-Gain Bandwidth: 10 MHz

Low Broadband Noise: 10 nV/√Hz

Low Input Bias Current: 0.5 pA

Low Quiescent Current: 538 µA

Unity-Gain Stable

Internal RFI and EMI Filter

Operational at Supply Voltages as Low as 1.8 V

Easier to Stabilize with Higher Capacitive Load Due to Resistive Open-Loop Output Impedance

Extended Temperature Range: -40°C to +125°C

Applications

- E-Bikes
- **Smoke Detectors**
- HVAC: Heating, Ventilating, and Air Conditioning
- Motor Control: AC Induction
- Refrigerators
- Wearable Devices
- Laptop Computers
- Washing Machines
- Sensor Signal Conditioning
- **Power Modules**
- **Barcode Scanners**
- Active Filters
- Low-Side Current Sensing

3 Description

The TLV9061 (single), TLV9062 (dual), and TLV9064 (quad) are single-, dual-, and quad- low-voltage (1.8 V to 5.5 V) operational amplifiers (op amps) with railto-rail input- and output-swing capabilities. These devices are highly cost-effective solutions for applications where low-voltage operation, a small footprint, and high capacitive load drive are required. Although the capacitive load drive of the TLV906x is 100 pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. These op amps are designed specifically for low-voltage operation (1.8 V to 5.5 V) with performance specifications similar to the OPAx316 and TLVx316 devices.


The TLV906x family helps simplify system design, because the family is unity-gain stable, integrates the RFI and EMI rejection filter and provides no phase reversal in overdrive condition.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	1.60 mm × 2.90 mm
	SC70 (5)	1.25 mm × 2.00 mm
TLV9061	SOT553 (5)	1.65 mm × 1.20 mm
	X2SON (5)	0.80 mm × 0.80 mm
	SOIC (8)	3.91 mm × 4.90 mm
	SOIC (8)	3.91 mm × 4.90 mm
	TSSOP (8)	3.00 mm × 4.40 mm
TLV9062	VSSOP (8)	3.00 mm × 3.00 mm
	VSSOP (10)	3.00 mm × 3.00 mm
	WSON (8)	2.00 mm × 2.00 mm
	SOIC (14)	8.65 mm × 3.91 mm
TLV9064	TSSOP (14)	4.40 mm × 5.00 mm
	WQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Single-Pole, Low-Pass Filter



Small-Signal Overshoot vs Load Capacitance






Table of Contents

1	Features 1		9.3 Feature Description	. 18
2	Applications 1		9.4 Device Functional Modes	18
3	Description 1	10	Application and Implementation	. 19
4	Revision History2		10.1 Application Information	. 19
5	Description (continued)3		10.2 Typical Application	19
6	Device Comparison Table	11	Power Supply Recommendations	. 21
7	Pin Configuration and Functions		11.1 Input and ESD Protection	21
, 8	<u> </u>	12	Layout	. 22
0	Specifications		12.1 Layout Guidelines	
	8.1 Absolute Maximum Ratings		12.2 Layout Example	. 23
	8.2 ESD Ratings	13	Device and Documentation Support	
	8.3 Recommended Operating Conditions		13.1 Documentation Support	
			13.2 Related Links	
	8.5 Thermal Information: TLV9062 8 8.6 Thermal Information: TLV9064		13.3 Receiving Notification of Documentation Updates	
			13.4 Community Resources	. 24
	8.7 Electrical Characteristics: V _S (Total Supply Voltage) = (V+) – (V–) = 1.8 V to 5.5 V		13.5 Trademarks	
	8.8 Typical Characteristics		13.6 Electrostatic Discharge Caution	24
9	Detailed Description		13.7 Glossary	. 25
•	9.1 Overview	14	Mechanical, Packaging, and Orderable	
	9.2 Functional Block Diagram		Information	. 25
	O.E. Tariotorial Blook Biagram			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (October 2017) to Revision C	Page
•	Changed device status from Production Data/Mixed Status to Production Data	1
•	Deleted package preview note from TLV9061 DPW (X2SON) package in Device Information table	1
•	Deleted package preview note from TLV9061 DPW (X2SON) package pinout drawing	4
•	Changed formatting of ESD Ratings table to show different results for all packages	7
•	Deleted package preview note from DPW (X2SON) package in Thermal Information: TLV9061 table	7

С	Changes from Revision A (June 2017) to Revision B	Page
•	Added 8-pin PW package to Pin Configuration and Functions section	5
•	Added DSG (WSON) package to Thermal Information table	8
•	Added PW (TSSOP) to TLV9062 Thermal Information table	8
•	Changed maximum input offset voltage value from ±1.6 mV to 2 mV	9
•	Changed maximum input offset voltage value from ±1.5 to ±1.6 mV	9
•	Changed minimum common-mode rejection ratio input voltage range from 86 dB to 80 dB	9
•	Changed typical input current noise density value from 10 to 23 fA/√Hz	9
•	Changed THD + N test conditions from V _S = 5 V to V _S = 5.5 V	9
•	Added V _{CM} = 2.5 V test condition to THD + N parameter in <i>Electrical Characteristics</i> table	9
•	Added maximum output voltage swing value from 25 mV to 60 mV	9
•	Changed maximum output voltage swing value from 15 mV to 20 mV	9



Changes from Original (March 2017) to Revision A

Page

5 Description (continued)

Micro size packages, such as SOT-553 and WSON, are offered for all the channel variants (single, dual and quad), along with industry-standard packages, such as SOIC, MSOP, SOT-23 and TSSOP.


6 Device Comparison Table

DEVICE	NO. OF	PACKAGE LEADS									
	CHANNELS	DBV	DCK	DRL	DPW	D	DSG	DGK	PW	RTE	
TLV9061	1	5	5	5	5	8	_	_	_	_	
TLV9062	2	_		_	_	8	8	8	8	_	
TLV9064	4	_		_	_	14	_	_	14	16	




7 Pin Configuration and Functions


TLV9061 DBV and DRL Package 5-Pin SOT-23 and SOT-553 Top View




TLV9061 DCK Package 5-Pin SC70 Top View



TLV9061 DPW Package 5-Pin X2SON Top View



TLV9061 D Package 8-Pin SOIC Top View




NC - No internal connection

Pin Functions: TLV9061

		PIN			1/0	DESCRIPTION
NAME	DBV, DRL	DCK	D	DPW	1/0	DESCRIPTION
-IN	4	3	2	2	- 1	Inverting input
+IN	3	1	3	4	- 1	Noninverting input
OUT	1	4	6	1	0	Output
NC	_	_	1, 5, 8	_	_	No internal connection
V-	2	2	4	3	_	Negative (lowest) supply or ground (for single-supply operation)
V+	5	5	7	5	_	Positive (highest) supply




TLV9062 D, DGK, PW Packages 8-Pin SOIC, VSSOP, TSSOP Top View



TLV9062 DSG Package 8-Pin WSON With Exposed Thermal Pad Top View



TLV9062 DGS Package 10-Pin VSSOP Top View




Pin Functions: TLV9062

	PIN					
NAME	D, DGK, DSG, PW	DGS	I/O	DESCRIPTION		
−IN A	2	2	I	Inverting input, channel A		
+IN A	3	3	1	Noninverting input, channel A		
–IN B	6	8	1	Inverting input, channel B		
+IN B	5	7	1	Noninverting input, channel B		
OUT A	1	1	0	Output, channel A		
OUT B	7	9	0	Output, channel B		
SHDN A	_	5	_	Shutdown (logic low), enable (logic high), channel A		
SHDN B	_	6	_	Shutdown (logic low), enable (logic high), channel B		
V-	4	4	_	Negative (lowest) supply or ground (for single-supply operation)		
V+	8	10	_	Positive (highest) supply		



TLV9064 D, PW Packages 14-Pin SOIC, TSSOP Top View



Pin Functions: TLV9064

PIN		1/0	DECODIDETION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	1	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	- 1	Inverting input, channel B	
+IN B	5	I	Noninverting input, channel B	
–IN C	9	I	Inverting input, channel C	
+IN C	10	I	Noninverting input, channel C	
–IN D	13	I	Inverting input, channel D	
+IN D	12	- 1	Noninverting input, channel D	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
OUT C	8	0	Output, channel C	
OUT D	14	0	Output, channel D	
V-	11	_	Negative (lowest) supply or ground (for single-supply operation)	
V+	4	_	Positive (highest) supply	



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
Supply voltage				6	V	
Signal input pins	Valtage (2)	Common-mode	(V-) - 0.5	(V+) + 0.5	.,	
	Voltage ⁽²⁾	Differential		(V+) - (V-) + 0.2	V	
	Current ⁽²⁾		-10	10	mA	
Output short-circuit	(3)		Conti	nuous	mA	
Temperature	Specified, T _A		-40	125		
	Junction, T _J	Junction, T _J		150	°C	
	Storage, T _{stg}		-65	150		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
TLV906	1 DPW (X2SON) PACKAGE	<u> </u>		
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500		
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V
ALL OT	HER PACKAGES			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	te model (CDM), per JEDEC specification JESD22-	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	<u> </u>			
		MIN	MAX	UNIT
Vs	Supply voltage	1.8	5.5	V
	Specified temperature	-40	125	°C

8.4 Thermal Information: TLV9061

	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	221.7	263.3	467	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	144.7	75.5	211.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	51	332.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.1	1	29.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	49	50.3	330.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	125	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.5 Thermal Information: TLV9062

		TLV9062							
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DSG (WSON)	PW (TSSOP)	UNIT			
		8 PINS	8 PINS	8 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157.6	201.2	94.4	205.8	°C/W			
R ₀ JC(top)	Junction-to-case(top) thermal resistance	104.6	85.7	116.5	106.7	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	99.7	122.9	61.3	133.9	°C/W			
ΨЈТ	Junction-to-top characterization parameter	55.6	21.2	13	34.4	°C/W			
ΨЈВ	Junction-to-board characterization parameter	99.2	121.4	61.7	132.6	°C/W			
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	34.4	N/A	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.6 Thermal Information: TLV9064

		TL		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	135.8	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	64	64	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	79	63	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.7	25.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	78.4	62.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



8.7 Electrical Characteristics: V_s (Total Supply Voltage) = (V+) - (V-) = 1.8 V to 5.5 V

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
OFFSET	VOLTAGE							
V _{os}	Input offset voltage	V _S = 5 V		±0.3	±1.6	mV		
vos	input onset voltage	$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±2	111 V		
dV _{OS} /dT	Drift	$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.53		μV/°C		
PSRR	Power-supply rejection ratio	$V_S = 1.8 \text{ V} - 5.5 \text{ V}, V_{CM} = (V-)$		±7	±80	μV/V		
	Channel separation, DC	At DC		100		dB		
INPUT V	DLTAGE RANGE							
V _{CM}	Common-mode voltage range	V _S = 1.8 V to 5.5 V	(V-) - 0.1		(V+) + 0.1	V		
		$V_S = 5.5 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V}$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	80					
CMRR	Common-mode rejection ratio	$V_S = 5.5 \text{ V}, V_{CM} = -0.1 \text{ V to } 5.6 \text{ V}$ $T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	57	87		dB		
Civilata	Common-mode rejection ratio	$V_S = 1.8 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V},$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		88				
		$V_S = 1.8 \text{ V}, V_{CM} = -0.1 \text{ V to } 1.9 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		81				
INPUT BI	AS CURRENT							
I _B	Input bias current			±0.5		pА		
los	Input offset current			±0.05		pA		
NOISE								
En	Input voltage noise (peak-to-peak)	$V_S = 5 \text{ V}, f = 0.1 \text{ Hz to } 10 \text{ Hz}$		4.77		μV_{PP}		
•	Input voltage noise density	$V_S = 5 V, f = 10 kHz$		10		nV/√ Hz		
e _n	input voltage noise density	$V_S = 5 V$, $f = 1 kHz$		16		nV/√ Hz		
i _n	Input current noise density	f = 1 kHz		23		fA/√ Hz		
INPUT C	APACITANCE							
C _{ID}	Differential			2		pF		
C _{IC}	Common-mode			4		pF		
OPEN-LC	OOP GAIN							
		$V_S = 1.8 \text{ V}, (V-) + 0.04 \text{ V} < V_O < (V+) - 0.04 \text{ V}, \\ R_L = 10 \text{ k}\Omega$	100					
٨	Open-loop voltage gain	$\begin{aligned} &V_{S} = 5.5 \text{ V}, \text{ (V-)} + 0.05 \text{ V} < V_{O} < \text{(V+)} - 0.05 \text{ V}, \\ &R_{L} = 10 \text{ k}\Omega \end{aligned}$	104 130			dB		
A _{OL}		$\begin{aligned} &V_S = 1.8 \text{ V}, \text{ (V-)} + 0.06 \text{ V} < V_O < \text{(V+)} - 0.06 \text{ V}, \\ &R_L = 2 \text{ k}\Omega \end{aligned}$	100					
		$V_S = 5.5 \text{ V}, (V-) + 0.15 \text{ V} < V_O < (V+) - 0.15 \text{ V}, \\ R_L = 2 \text{ k}\Omega$		130				
FREQUE	NCY RESPONSE							
GBP	Gain bandwidth product	V _S = 5 V, G = +1		10		MHz		
φ _m	Phase margin	V _S = 5 V, G = +1		55		0		
SR	Slew rate	V _S = 5 V, G = +1		6.5		V/µs		
		To 0.1%, $V_S = 5 \text{ V}$, 2-V step , $G = +1$, $C_L = 100 \text{ pF}$		0.5				
t _S	Settling time	To 0.01%, $V_S = 5 \text{ V}$, 2-V step, G = +1, $C_L = 100 \text{ pF}$		1		μs		
t _{OR}	Overload recovery time	$V_S = 5 \text{ V}, V_{IN} \times \text{gain} > V_S$		0.2		μs		
THD + N	Total harmonic distortion + noise ⁽¹⁾	$V_S = 5.5 \text{ V}, V_{CM} = 2.5 \text{ V}, V_O = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{ kHz}$		0.0008%				
OUTPUT				.		-		
\/	Voltage output swing from supply	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$			20			
Vo	rails	$V_{S} = 5.5 \text{ V}, R_{L} = 2 \text{ k}\Omega$			60	mV		
I _{sc}	Short-circuit current	V _S = 5 V		±50		mA		
Z _O	Open-loop output impedance	V _S = 5 V, f = 10 MHz		100		Ω		
	SUPPLY	4	n .					

(1) Third-order filter; bandwidth = 80 kHz at -3 dB.



Electrical Characteristics: V_S (Total Supply Voltage) = (V+) - (V-) = 1.8 V to 5.5 V (continued)

at $T_A = 25$ °C, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Quiescent ourrent per amplifier	$V_S = 5.5 \text{ V}, I_O = 0 \text{ mA}$		538	750	
IQ	Quiescent current per amplifier	$V_S = 5.5 \text{ V}, I_O = 0 \text{ mA } T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			800	μA


Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



8.8 Typical Characteristics


at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 7. Open-Loop Gain vs Temperature

Figure 8. Closed-Loop Gain vs Frequency







Figure 9. Input Bias Current vs Temperature

Figure 10. Output Voltage Swing vs Output Current







Figure 11. CMRR and PSRR vs Frequency (Referred to Input)

Figure 12. CMRR vs Temperature



Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 13. CMRR vs Temperature

Figure 14. PSRR vs Temperature



 $V_S = 1.8 \text{ V to } 5.5 \text{ V}$






Figure 15. 0.1-Hz to 10-Hz Input Voltage Noise

Figure 16. Input Voltage Noise Spectral Density vs Frequency









Figure 18. THD + N vs Amplitude

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 19. THD + N vs Amplitude

Figure 20. Quiescent Current vs Supply Voltage






Figure 21. Quiescent Current vs Temperature

Figure 22. Open-Loop Output Impedance vs Frequency




Figure 23. Small-Signal Overshoot vs Load Capacitance




Figure 24. Small-Signal Overshoot vs Load Capacitance


Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated




Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2 (unless otherwise noted)





$$V+ = 2.75 V, V- = -2.75 V$$



V+ = 2.75 V, V- = -2.75 V, G = -10 V/V


Figure 25. No Phase Reversal





V+ = 2.75 V, V- = -2.75 V, G = 1 V/V

Figure 26. Overload Recovery



$$V+ = 2.75 \text{ V}, V- = -2.75 \text{ V}, C_L = 100 \text{ pF}, G = 1 \text{ V/V}$$






Figure 29. Short-Circuit Current vs Temperature






Figure 30. Maximum Output Voltage vs Frequency and **Supply Voltage**

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)




Figure 31. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency




Figure 32. Channel Separation vs Frequency




Figure 33. Phase Margin vs Capacitive Load




Figure 34. Open Loop Voltage Gain vs Output Voltage




Figure 35. Large Signal Settling Time (Positive)




Figure 36. Large Signal Settling Time (Negative)




9 Detailed Description

9.1 Overview

The TLV906x series is a family of low-power, rail-to-rail input and output op amps. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the TLV906x series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and are designed for driving sampling analog-to-digital converters (ADCs).

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Rail-to-Rail Input

The input common-mode voltage range of the TLV906x family extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4 V to 200 mV above the positive supply, whereas the P-channel pair is active for inputs from 200 mV below the negative supply to approximately (V+) - 1.4 V. There is a small transition region, typically (V+) - 1.2 V to (V+) - 1 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4 V to (V+) - 1.2 V on the low end, and up to (V+) - 1 V to (V+) - 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

9.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TLV906x series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10-k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

9.3.3 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV906x series is approximately 200 ns.

9.4 Device Functional Modes

The TLV906x family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V $(\pm 0.9 \text{ V})$ and 5.5 V $(\pm 2.75 \text{ V})$.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TLV906x series features 10-MHz bandwidth and 6.5-V/ μ s slew rate with only 538- μ A of supply current per channel, providing good ac performance at very-low-power consumption. DC applications are well served with a very-low input noise voltage of 10 nV / $\sqrt{\text{Hz}}$ at 10 kHz, low input bias current, and a typical input offset voltage of 0.3 mV.

10.2 Typical Application

Figure 37 shows the TLV906x configured in a low-side current sensing application.




Figure 37. TLV906x in a Low-Side, Current-Sensing Application

10.2.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 AOutput voltage: 4.95 V

Maximum shunt voltage: 100 mV



Typical Application (continued)

10.2.2 Detailed Design Procedure

The transfer function of the circuit in Figure 37 is given in Equation 1

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100mV}{1A} = 100m\Omega$$
 (2)

Using Equation 2, R_{SHUNT} equals 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV906x to produce an output voltage of approximately 0 V to 4.95 V. Equation 3 calculates the gain required for the TLV906x to produce the required output voltage.

$$Gain = \frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$
(3)

Using Equation 3, the required gain equals 49.5 V/V, which is set with the R_F and R_G resistors. Equation 4 sizes the R_F and R_G , resistors to set the gain of the TLV906x to 49.5 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Selecting R_F to equal 165 $k\Omega$ and R_G to equal 3.4 $k\Omega$ provides a combination that equals approximately 49.5 V/V. Figure 38 shows the measured transfer function of the circuit shown in Figure 37.

10.2.3 Application Curve




Figure 38. Low-Side, Current-Sense, Transfer Function



11 Power Supply Recommendations

The TLV906x series is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from -40°C to +125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the section.

11.1 Input and ESD Protection

The TLV906x series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA, as shown in the *Absolute Maximum Ratings* table. Figure 39 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 39. Input Current Protection

Copyright © 2017–2018, Texas Instruments Incorporated



12 Layout

12.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care
 to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more
 detailed information, see Circuit Board Layout Techniques.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 41, keeping RF and RG close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
 plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
 remove moisture introduced into the device packaging during the cleaning process. A low-temperature, postcleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

22



12.2 Layout Example




Figure 40. Schematic Representation for Figure 41




Figure 41. Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Texas Instruments, TLVx313 Low-Power, Rail-to-Rail In/Out, 500-μV Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems.

Texas Instruments, TLVx314 3-MHz, Low-Power, Internal EMI Filter, RRIO, Operational Amplifier.

Texas Instruments, EMI Rejection Ratio of Operational Amplifiers.

Texas Instruments, QFN/SON PCB Attachment.

Texas Instruments, Quad Flatpack No-Lead Logic Packages.

Texas Instruments, Circuit Board Layout Techniques.

Texas Instruments, Single-Ended Input to Differential Output Conversion Circuit Reference Design.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV9061	Click here	Click here	Click here	Click here	Click here
TLV9062	Click here	Click here	Click here	Click here	Click here
TLV9064	Click here	Click here	Click here	Click here	Click here

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





28-Apr-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9061IDPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	CG	Samples
TLV9062IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TL9062	Samples
TLV9062IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TL9062	Samples
TLV9064IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV9064D	Samples
TLV9064IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples
TLV9064IPWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

28-Apr-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9061IDPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV9062IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062IDR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9062IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9064IDR	SOIC	D	14	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9064IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9064IPWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 30-Apr-2018



*All dimensions are nominal

an dimensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9061IDPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
TLV9062IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV9062IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV9062IDR	SOIC	D	8	2500	333.2	345.9	28.6
TLV9062IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9062IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
TLV9062IPWR	TSSOP	PW	8	2000	366.0	364.0	50.0
TLV9064IDR	SOIC	D	14	2500	336.6	336.6	41.3
TLV9064IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0
TLV9064IPWT	TSSOP	PW	14	250	366.0	364.0	50.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4208210/C








- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.